

III-V MOSFETs for Future CMOS

J. A. del Alamo,
D. A. Antoniadis, J. Lin, W. Lu, A. Vardi and X. Zhao

Microsystems Technology Laboratories
Massachusetts Institute of Technology

IEEE Compound Semiconductor IC Symposium

New Orleans, LA; October 11-14, 2015

Acknowledgements:

- Sponsors: DTRA, Lam Research, Northrop Grumman, NSF, Samsung
- Labs at MIT: MTL, EBL



Contents





1. Motivation: Moore's Law and MOSFET scaling
2. Planar InGaAs MOSFETs
3. InGaAs FinFETs
4. Nanowire InGaAs MOSFETs
5. Conclusions

1. Moore's Law at 50: the end in sight?

THE WALL STREET JOURNAL



Moore's Law Is Showing Its Age

The prediction about squeezing transistors onto silicon has been revised again.




Moore's Law

Moore's Law = exponential increase in transistor density




Moore's Law

How far can Si support Moore's Law?




Transistor scaling → Voltage scaling → Performance suffers

Supply voltage:



Transistor current density
(planar MOSFETs):




Transistor performance saturated in recent years



Moore's Law: it's all about MOSFET scaling

1. New device structures:




Enhanced gate control → improved scalability



Moore's Law: it's all about MOSFET scaling

2. New materials:





Si → Strained Si → SiGe → InGaAs


Si → Strained Si → SiGe → Ge → InGaSb

Future CMOS might involve two different channel materials with **two different relaxed lattice constants!**


III-V electronics in your pocket!




2. Self-aligned Planar InGaAs MOSFETs




Lin, IEDM 2012, 2013, 2014



Lee, EDL 2014; Huang, IEDM 2014





Sun, IEDM 2013, 2014



Chang, IEDM 2013


Self-aligned Planar InGaAs MOSFETs @ MIT



Lin, IEDM 2012, 2013, 2014



Recess-gate process:

- CMOS-compatible
- Refractory ohmic contacts (W/Mo)
- Extensive use of RIE



Highest performance InGaAs MOSFET

- Channel: $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}/\text{InAs}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$
- Gate oxide: HfO_2 (2.5 nm, EOT~ 0.5 nm)





- Record $g_{m,\max} = 3.1 \text{ mS}/\mu\text{m}$ at $V_{ds} = 0.5 \text{ V}$
- $R_{on} = 190 \Omega \cdot \mu\text{m}$

Lin, IEDM 2014

Excess OFF-state current


Transistor fails to turn off:



OFF-state current enhanced with V_{ds}



→ Band-to-Band Tunneling (BTBT) or Gate-Induced Drain Leakage (GIDL)

Excess OFF-state current




Lin, EDL 2014

Lin, TED 2015





Simulations



$L_g \downarrow \rightarrow \text{OFF-state current } \uparrow$
 $\rightarrow \text{additional } \textit{bipolar gain effect due to floating body}$


Planar InGaAs MOSFET scaling



- $t_c \downarrow \rightarrow S \downarrow$ but also $g_{m,\max} \downarrow$
- Even at $t_c=3 \text{ nm}$, $L_{g,\min} \sim 40 \text{ nm}$
→ planar MOSFET at limit of scaling


Benchmarking: g_m in MOSFETs vs. HEMTs

g_m of InGaAs MOSFETs vs. HEMTs (any V_{DD} , any L_g):




- Very rapid recent progress in MOSFET g_m
- Best MOSFETs now match best HEMTs
- No sign of stalling → more progress ahead!




3. InGaAs FinFETs and Trigate MOSFETs






Dry-etched
fins




Kim, IEDM 2013






InGaAs FinFETs @ MIT




Fin etch by RIE




4. Nanowire InGaAs MOSFETs




Waldron, EDL 2014



Tanaka, APEX 2010





Persson,
EDL 2012



Tomioka, Nature 2012


Nanowire MOSFET: ultimate scalable transistor

Lateral vs. Vertical Nanowire MOSFETs




Yakimets, TED 2015
Bao, ESSDERC 2014

30% area reduction in 6T-SRAM
19% area reduction in 32 bit multiplier




Vertical NW: uncouples footprint scaling from L_g and L_c scaling
→ power, performance and area gains wrt. Lateral NW


InGaAs Vertical Nanowires on Si by direct growth




Vapor-Solid-Liquid
(VLS) Technique



Selective-Area Epitaxy





InAs NWs on Si by SAE



Riel, MRS Bull 2014

Björk, JCG 2012

InGaAs VNW-MOSFETs fabricated via top-down approach @ MIT





Key enabling technologies:

- $\text{BCl}_3/\text{SiCl}_4/\text{Ar}$ RIE
- digital etch



Zhao, IEDM 2013

Top-down approach: flexible and manufacturable

Process flow



D=30 nm NW-MOSFET




Single nanowire MOSFET:

- D=30 nm
- $L_{ch}=80$ nm
- 4.5 nm Al₂O₃ (EOT = 2.2 nm)

At $V_{DS}=0.5$ V:

- $g_{m,\text{pk}}=280 \mu\text{S}/\mu\text{m}$
- $R_{on}=759 \Omega\cdot\mu\text{m}$



Conclusions

1. Great recent progress on planar, fin and nanowire III-V MOSFETs
2. Vertical Nanowire III-V MOSFET: superior scalability and power/performance characteristics
3. Vertical Nanowire n- and p-type III-V MOSFET: plausible path for co-integration on Si
4. Many demonstrations of InGaAs VNW MOSFETs by bottom-up and top-down approaches
5. Many issues to work out...

A lot of work ahead but... exciting future for III-V electronics

